SOPRANO: an efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuits
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 660-666
- https://doi.org/10.1109/dac.1990.114936
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Stuck-open and transition fault testing in CMOS complex gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- MOS Test Pattern Generation Using Path AlgebrasIEEE Transactions on Computers, 1987
- Transistor level test generation for MOS circuitsPublished by Association for Computing Machinery (ACM) ,1985
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- Test Generation for MOS Circuits Using D-AlgorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- On Fault Detection in CMOS Logic NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- On finding minimal length superstringsJournal of Computer and System Sciences, 1980
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978