A high-speed high-density silicon 8×8-bit parallel multiplier
- 1 February 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 22 (1) , 35-40
- https://doi.org/10.1109/jssc.1987.1052668
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- An 80ps 2500-gate bipolar macrocell arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A 42ps 2K-gate GaAs gate arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A fast 16 bit NMOS parallel multiplierIEEE Journal of Solid-State Circuits, 1984
- A high speed and low power CMOS/SOS multiplier-accumulatorMicroelectronics Journal, 1983
- A novel self-aligned isolation process for VLSIIEEE Transactions on Electron Devices, 1983
- A GaAs 16x16 bit parallel multiplierIEEE Journal of Solid-State Circuits, 1983
- 10 ns 8x8 multiplier LSI using super self-aligned process technologyIEEE Journal of Solid-State Circuits, 1983
- A high-speed LSI GaAs 8x8 bit parallel multiplierIEEE Journal of Solid-State Circuits, 1982
- A bird's beak free local oxidation technology feasible for VLSI circuits fabricationIEEE Transactions on Electron Devices, 1982
- Sealed-interface local oxidation technologyIEEE Transactions on Electron Devices, 1982