10 ns 8x8 multiplier LSI using super self-aligned process technology
- 1 April 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 18 (2) , 204-210
- https://doi.org/10.1109/JSSC.1983.1051923
Abstract
Describes a high-speed 8/spl times/8 bit multiplier LSI which uses the newly developed high-speed and low-power bipolar process technology SST-2. SST-2 results in 250 ps delay time and 0.165 pJ power delay product in a low-level current mode logic (LCML) gate. Its multiplication time is about 10 ns, and its power dissipation is about 660 mW. This LSI has a feature called `perfect expandability' for arbitrary scaling of the expanded 8n/spl times/8n bit multiplier without an additional circuit. The results indicate that 32/spl times/32 bit multiplication can be carried out with 55 ns.Keywords
This publication has 4 references indexed in Scilit:
- A 3-ns 1-kbit RAM using super self-aligned process technologyIEEE Journal of Solid-State Circuits, 1981
- Fast MultipliersIEEE Transactions on Computers, 1970
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961