Structures for a configuration and self-configuration of WSI systems with a low degree of regularity
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
For WSI (wafer scale integration) systems with a low degree of regularity, a design strategy is investigated which features a self-configuration. Redundant arrangements of modules as well as implementations of subsidiary circuitry are presented. They provide a multiple defect tolerance even for central circuitry such as system control, test, and configuration circuitry. The components are implemented in a WSI system ( approximately 16 cm/sup 2/) which is still under production. Due to the modular nature of these components, they may be applied to other complex redundant systems. The efficiency of the proposed solutions is confirmed by the results of yield calculations.Keywords
This publication has 10 references indexed in Scilit:
- On the optimization of hierarchical redundancies including configuration nets and switchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A MIMD based multiprocessor architecture for real-time image processing suitable for a monolithic redundant realizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Excimer laser formed vertical links of standard CMOS double-level metallizationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Soft-programmable bypass switch design for defect-tolerant arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 200-Mb wafer scale memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power distribution strategies based on current estimation and simulation of lossy transmission lines in conjunction with power isolation circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Introduction of a new architecture for wafer integration through configuration hierarchies: resulting in practical monolithic self configuring wafer scale integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Future trends in wafer scale integrationProceedings of the IEEE, 1986
- The Bidirectional Double Latch (BDDL)IEEE Transactions on Computers, 1986
- Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good ProductIBM Journal of Research and Development, 1980