Vector Computer Memory Bank Contention
- 1 March 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-36 (3) , 293-298
- https://doi.org/10.1109/tc.1987.1676901
Abstract
A number of recent vector supercomputer designs have featured main memories with very large capacities, and presumably even larger memories are planned for future generations. While the memory chips used in these computers can store much larger amounts of data than before, their operation speeds are rather slow when compared to the significantly faster CPU (central processing unit) circuitry in new supercomputer designs. A consequence of this speed disparity between CPU's and main memory is that memory access times and memory bank reservation times (as measured in CPU ticks) are sharply increased from previous generations.Keywords
This publication has 19 references indexed in Scilit:
- Effectiveness of Private Caches in Multiprocessor Systems with Parallel-Pipelined MemoriesIEEE Transactions on Computers, 1983
- The Prime Memory System for Array AccessIEEE Transactions on Computers, 1982
- Analysis of Multiprocessors with Private Cache MemoriesIEEE Transactions on Computers, 1982
- An Optimal Algorithm for Scheduling Requests on Interleaved Memories for a Pipelined ProcessorIEEE Transactions on Computers, 1981
- Program Behavior and the Performance of Interleaved MemoriesIEEE Transactions on Computers, 1979
- A General Model for Memory Interference in MultiprocessorsIEEE Transactions on Computers, 1977
- Access and Alignment of Data in an Array ProcessorIEEE Transactions on Computers, 1975
- On the Performance of Certain Multiprocessor Computer OrganizationsIEEE Transactions on Computers, 1975
- Activity in an Interleaved MemoryIEEE Transactions on Computers, 1975
- On the Bandwidth and Interference in Interleaved Memory SystemsIEEE Transactions on Computers, 1972