Implementation of a self-resetting CMOS 64-bit parallel adder with enhanced testability
- 1 January 1999
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 34 (8) , 1108-1117
- https://doi.org/10.1109/4.777109
Abstract
This paper presents a fast, low-power, binary carry-lookahead, 64-bit dynamic parallel adder architecture for high-frequency microprocessors. The adder core is composed of evaluate circuits and feedback reset chains implemented by self-resetting CMOS (SRCMOS) circuits with enhanced testability. A new tool, SRCMOS pulse analyzer (SPA), is developed for checking dynamic circuits for proper operation and performance. The nominal propagation delay and power dissipation of the adder were measured to be 1.5 ns (at 22 degrees C with V-dd = 2.5 V) and 300 mW, The adder core size is 1.6 x 0.275 mm(2). The process technology used was the 0.5-mu m IBM CMOS5X technology with 0.25-mu m effective channel length and five layers of metal. The circuit techniques are easily migratable to multigigahertz microprocessor designs.Keywords
This publication has 18 references indexed in Scilit:
- Self resetting logic register and incrementerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Static timing analysis for self resetting circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design and implementation of high performance dynamic 64-bit parallel adder with enhanced testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A pulse-to-static conversion latch with a self-timed control circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Skew-tolerant domino circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 500-MHz, 32-word×64-bit, eight-port self-resetting CMOS register fileIEEE Journal of Solid-State Circuits, 1999
- Evaluation of three 32-bit CMOS adders in DCVS logic for self-timed circuitsIEEE Journal of Solid-State Circuits, 1998
- A 64-bit carry look ahead adder using pass transistor BiCMOS gatesIEEE Journal of Solid-State Circuits, 1996
- A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architectureIEEE Journal of Solid-State Circuits, 1991
- A Regular Layout for Parallel AddersIEEE Transactions on Computers, 1982