Design of residue generators and multioperand modular adders using carry-save adders

This publication has 16 references indexed in Scilit:

• Design and performance of the IBM Enterprise System/9000 Type 9121 Vector Facility
  IBM Journal of Research and Development, 1991
• Self-testing checkers for arithmetic codes with any check base A
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1991
• A neural-like network approach to finite ring computations
  IEEE Transactions on Circuits and Systems, 1990
• Short note: VLSI Binary-Residue Converters for Pipelined Processing
  The Computer Journal, 1990
• Design of multioperand carry-save adders for arithmetic modulo (2 ⁿ +1)
  Electronics Letters, 1989
• Rrecursive reduction in finite ring computations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Efficient VLSI networks for converting an integer from binary system to residue number system and vice versa
  IEEE Transactions on Circuits and Systems, 1988
• High-speed signal processing using systolic arrays over finite rings
  IEEE Journal on Selected Areas in Communications, 1988
• Residue arithmetic for a fault-tolerant multiplier: The choice of the best triple of bases
  Microprocessing and Microprogramming, 1987
• The use of residue number systems in the design of finite impulse response digital filters
  IEEE Transactions on Circuits and Systems, 1977