LATTIS: an iterative speedup heuristic for mapped logic

This publication has 9 references indexed in Scilit:

• Timing optimization of combinational logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Performance enhancement through the generalized bypass transform
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A heuristic algorithm for the fanout problem
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient techniques for timing correction
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Timing optimization on mapped circuits
  Published by Association for Computing Machinery (ACM) ,1991
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Synthesis and Optimization of Multilevel Logic under Timing Constraints
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• Bounding Fan-out in Logical Networks
  Journal of the ACM, 1984
• Parallel Prefix Computation
  Journal of the ACM, 1980