A VLSI FSM Design System
- 1 January 1984
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper describes a fully automated finite-state machine (FSM) synthesis system. The FSM is realized as a PLA. This synthesizer accepts a high-level description of the FSM and generates a mask level layout. Several simulation models are produced at different levels of abstraction; these models can be integrated with other modules on the chip to aid in the debugging of the overall VLSI chip design. Valuable information on speed, area, and testability of the PLA can be obtained through a collection of audit programs. This system has been used to design complex controllers for many VLSI chips at AT&T Bell Laboratories. Although a PLA implementation is assumed, the system can be extended to synthesize a random logic implementation of the FSM.Keywords
This publication has 9 references indexed in Scilit:
- An Architectural Comparison of 32-Bit MicroprocessorsIEEE Micro, 1983
- Pleasure: A Computer Program for Simple/Multiple Constrained/Unconstrained Folding of Programmable Logic ArraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Synchronous Path Analysis in MOS Circuit SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A logic minimizer for VLSI PLA designPublished by Association for Computing Machinery (ACM) ,1982
- A State-Machine Synthesizer -- SMSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Automatic PLA Synthesis from a DDL-P DescriptionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A dense gate matrix layout method for MOS VLSIIEEE Transactions on Electron Devices, 1980
- LAMP: System DescriptionBell System Technical Journal, 1974
- MINI: A Heuristic Approach for Logic MinimizationIBM Journal of Research and Development, 1974