Reconfigurable hardware for tomographic processing

This publication has 8 references indexed in Scilit:

• Implementation of RNS addition and RNS multiplication into FPGAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Quantitative analysis of floating point arithmetic on FPGA based custom computing machines
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Implementation of IEEE single precision floating point addition and multiplication on FPGAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1996
• A systolic redundant residue arithmetic error correction circuit
  IEEE Transactions on Computers, 1993
• VLSI implementation of residue adders based on binary adders
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992
• Novel approaches to the design of VLSI RNS multipliers
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992
• Fast base extension using a redundant modulus in RNS
  IEEE Transactions on Computers, 1989
• Implementation of Multiplication, Modulo a Prime Number, with Applications to Number Theoretic Transforms
  IEEE Transactions on Computers, 1980