A comprehensive CAD system for high-performance 300 K-circuit ASIC logic chips
- 1 March 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (3) , 300-309
- https://doi.org/10.1109/4.75009
Abstract
No abstract availableKeywords
This publication has 22 references indexed in Scilit:
- A realistic self-test machine for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault detection effectiveness of weighted random patternsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Improved logic optimization using global flow analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Efficient techniques for timing correctionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A realistic fault model and test algorithms for static random access memoriesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Built-in self-test support in the IBM Engineering Design SystemIBM Journal of Research and Development, 1990
- A method for generating weighted random test patternsIBM Journal of Research and Development, 1989
- Transition Fault SimulationIEEE Design & Test of Computers, 1987
- Technology adaption in logic synthesisPublished by Association for Computing Machinery (ACM) ,1986
- Design Through TransformationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983