A testability strategy for silicon compilers
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 660-669
- https://doi.org/10.1109/test.1989.82353
Abstract
The authors present a testability strategy for complex VLSI devices which is implemented in the PIRAMID Digital Signal Processor Silicon Compiler. The macrotest methodology supports built-in self-test, scan test, bus test control, restricted partial scan and test control logic at various levels in the design hierarchy. A set of testability design rules is developed and implemented automatically in the design. The design hierarchy is closely followed, resulting in a hierarchical set of testable macros. The complete process from design to final test program is guided by software tools. As an example, the synthesis of a large industrial circuit is presented for comparing the proposed approach with the traditional approaches. The additional overhead due to testability is within reasonable limits (roughly 8%), and the software run time figures show that it is possible to generate a test program with an excellent fault coverage within a very short period of time.Keywords
This publication has 17 references indexed in Scilit:
- The use of a test specification format in automatic test program generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fast test method for serial A/D and D/A convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A fault model for PLAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The testability of a modified Booth multiplierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Separating timing, data, and format in a tester-independent waveform representationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A realistic self-test machine for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault modeling and test algorithm development for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Extraction and simulation of realistic CMOS faults using inductive fault analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical test generation using precomputed tests for modulesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Concurrent control of multiple BIT structuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988