Design of a collision detection VLSI processor based on minimization of area-time products

This publication has 3 references indexed in Scilit:

• Collision detection VLSI processor for intelligent vehicles based on efficient coordinate transformation scheme
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 288-kb fully parallel content addressable memory using a stacked-capacitor cell structure
  IEEE Journal of Solid-State Circuits, 1992
• A proposed structure of a 4 Mbit content-addressable and sorting memory
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990