Combinatorial Approach to Multiple Contact Faults Coverage in Programmable Logic Arrays
- 1 June 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-34 (6) , 549-553
- https://doi.org/10.1109/tc.1985.5009407
Abstract
The increasing number of applications of programmable logic arrays (PLA's) has evoked the development of test generation methods for these circuits. There are known methods for complete single contact fault detection test set generation. These test sets fail to detect all multiple faults in a PLA due to the phenomenon of masking. In this correspondence, we present a method to quantitively predict the multiple fault coverage capability of a single fault detection test set in a PLA. The method enables us to determine the coverage ratio, which is defined as the ratio of the number of multiple contact faults detected by a single fault test Tc to the total number of all multiple faults. It is shown that the multiple fault coverage ratio of Tc drops with an increasing size of faults, and most unexpectedly, the ratio increases with an increasing number of rows. The number of crosspoints in one product line has very little influence on the ratio.Keywords
This publication has 6 references indexed in Scilit:
- A Testable PLA Design with Low Overhead and High Fault CoverageIEEE Transactions on Computers, 1984
- Multiple Fault Testing of Large Circuits by Single Fault Test SetsIEEE Transactions on Computers, 1981
- Multiple Fault Detection in Programmable Logic ArraysIEEE Transactions on Computers, 1980
- Generic Fault Characterizations for Table Look-Up Coverage BoundingIEEE Transactions on Computers, 1980
- Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's)IEEE Transactions on Computers, 1979
- An Introduction to Array LogicIBM Journal of Research and Development, 1975