A Methodology for Large-Scale Hardware Verification
- 1 January 2000
- book chapter
- Published by Springer Nature
- p. 300-319
- https://doi.org/10.1007/3-540-40922-x_17
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Lifted-FL: A Pragmatic Implementation of Combined Model Checking and Theorem ProvingPublished by Springer Nature ,1999
- Three Tactic Theorem ProvingPublished by Springer Nature ,1999
- Formal verification using parametric representations of Boolean constraintsPublished by Association for Computing Machinery (ACM) ,1999
- Practical Application of Formal Verification Techniques on a Frame Mux/Demux Chip from Nortel SemiconductorsPublished by Springer Nature ,1999
- Introduction to Formal Hardware VerificationPublished by Springer Nature ,1999
- The Formal Design of 1M-Gate ASICsPublished by Springer Nature ,1998
- ML for the Working ProgrammerPublished by Cambridge University Press (CUP) ,1996
- Formal verification by symbolic evaluation of partially-ordered trajectoriesFormal Methods in System Design, 1995
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- A compiler for lazy MLPublished by Association for Computing Machinery (ACM) ,1984