A self clocked FPGA for general purpose logic emulation
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Asynchronous circuits for low power: a DCC error correctorIEEE Design & Test of Computers, 1994
- Using FPGAs to implement self-timed systemsJournal of Signal Processing Systems, 1993
- Prophetic branches: a branch architecture for code compaction and efficient executionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Segmented channel routingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Computer-aided prototyping for ASIC-based systemsIEEE Design & Test of Computers, 1991
- Asynchronous design for programmable digital signal processorsIEEE Transactions on Signal Processing, 1991
- Bubbles can make self-timed pipelines fastJournal of Signal Processing Systems, 1990
- MicropipelinesCommunications of the ACM, 1989