Interconnection length estimation for optimized standard cell layouts
- 7 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 390-393
- https://doi.org/10.1109/iccad.1989.76976
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Accurate prediction of physical design characteristics for random logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new global router for row-based layoutPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- PatchWork: layout from schematic annotationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new algorithm for standard cell global routingIntegration, 1992
- Techniques for area estimation of VLSI layoutsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Prediction of wiring space requirements for LSIPublished by Association for Computing Machinery (ACM) ,1988
- Benchmarks for cell-based layout systemsPublished by Association for Computing Machinery (ACM) ,1987
- Stochastic Models for Wireability Analysis of Gate ArraysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Two-dimensional stochastic model for interconnections in master slice integrated circuitsIEEE Transactions on Circuits and Systems, 1981
- A “Dogleg” channel routerPublished by Association for Computing Machinery (ACM) ,1976