Design, layout and verification of an FPGA using automated tools
- 20 February 2005
- proceedings article
- Published by Association for Computing Machinery (ACM)
- p. 215-226
- https://doi.org/10.1145/1046192.1046220
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- The stratixπ routing and logic architecturePublished by Association for Computing Machinery (ACM) ,2003
- Automatic layout of domain-specific reconfigurable subsystems for system-on-a-chipPublished by Association for Computing Machinery (ACM) ,2002
- Timing-driven placement for FPGAsPublished by Association for Computing Machinery (ACM) ,2000
- Automatic generation of FPGA routing architectures from high-level descriptionsPublished by Association for Computing Machinery (ACM) ,2000
- The effect of LUT and cluster size on deep-submicron FPGA performance and densityPublished by Association for Computing Machinery (ACM) ,2000
- The role of custom design in ASIC ChipsPublished by Association for Computing Machinery (ACM) ,2000
- The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layoutIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999
- Placement and routing tools for the Triptych FPGAIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Optimization by Simulated AnnealingScience, 1983