Polynomial evaluation in VLSI using distributed arithmetic

This publication has 12 references indexed in Scilit:

• VLSI design of inner-product computers using distributed arithmetic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Reconfigurable computer origins: the UCLA fixed-plus-variable (F+V) structure computer
  IEEE Annals of the History of Computing, 2002
• A closer look at VLSI multiplication
  Integration, 1988
• The generation of a class of multipliers: synthesizing highly parallel algorithms in VLSI
  IEEE Transactions on Computers, 1988
• A note on 'free accumulation' in VLSI filter architectures
  IEEE Transactions on Circuits and Systems, 1985
• Error analysis of splitting algorithms for polynomials
  Numerische Mathematik, 1979
• A new hardware realization of digital filters
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1974
• An Algorithm for the Computation of Linear Forms
  SIAM Journal on Computing, 1974
• Optimal algorithms for parallel polynomial evaluation
  Journal of Computer and System Sciences, 1973
• On the Parallel Evaluation of Polynomials
  IEEE Transactions on Computers, 1973