VLSI design of inner-product computers using distributed arithmetic
- 13 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Efficient bit-serial complex multiplication and sum-of-products computation using distributed arithmeticPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The generation of a class of multipliers: synthesizing highly parallel algorithms in VLSIIEEE Transactions on Computers, 1988
- A note on 'free accumulation' in VLSI filter architecturesIEEE Transactions on Circuits and Systems, 1985
- On comparing hardware implementations of fixed point digital filtersIEEE Circuits & Systems Magazine, 1981
- Two's Complement Pipeline MultipliersIEEE Transactions on Communications, 1976
- On mechanization of vector multiplicationProceedings of the IEEE, 1975
- A new hardware realization of digital filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1974
- An Algorithm for the Computation of Linear FormsSIAM Journal on Computing, 1974