Routability-driven technology mapping for lookup table-based FPGA's
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (1) , 13-26
- https://doi.org/10.1109/43.273753
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Routable technology mapping for LUT FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Improved logic synthesis algorithms for table look up architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Logic synthesis for programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Chortle: a technology mapping program for lookup table-based field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On routability prediction for field-programmable gate arraysPublished by Association for Computing Machinery (ACM) ,1993
- Flexibility of interconnection structures for field-programmable gate arraysIEEE Journal of Solid-State Circuits, 1991
- Stochastic Models for Wireability Analysis of Gate ArraysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Connectivity of Random LogicIEEE Transactions on Computers, 1982
- Two-dimensional stochastic model for interconnections in master slice integrated circuitsIEEE Transactions on Circuits and Systems, 1981