On-Die Droop Detector for Analog Sensing of Power Supply Noise
- 30 March 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 39 (4) , 651-660
- https://doi.org/10.1109/jssc.2004.825120
Abstract
Understanding the supply fluctuations of various frequency harmonics is essential to maximizing microprocessor performance. Conventional methods used for analog validation of the power delivery system fall short in one or more of the following areas. 1) Measurement accuracy in both frequency and time domains, especially for very high-frequency noise caused by large di/dt events. The multigigahertz power supply noise attenuates very quickly away from the die. Conventional approaches of measuring the noise at the pins of the package or at the die using capacitive probes are not accurate for multigigahertz clocks. For this reason, the observability of high-frequency on-die noise has been very tricky. 2) Implementation (e.g., delivery) of analog references to multiple areas across a "noisy" die, compactness/modularity of the measurement units, restraining assumptions inherent in the measurement circuit such as periodicity of the supply noise event. 3) Automation to enable a timely volume of measurements. The efficiency of the measurements is key to correlating a particular speed path to poser supply noise. To address these issues, this paper presents an on-die droop detector (ODDD), a scalable IC solution implemented and validated on a 90-nm process, for analog sensing of differential high-bandwidth supply noise.Keywords
This publication has 6 references indexed in Scilit:
- Design and validation of the Pentium/sup /spl reg// III and Pentium/sup /spl reg// 4 processors power deliveryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reliability and performance tradeoffs in the design of on-chip power delivery and interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On-chip voltage noise monitor for measuring voltage bounce in power supply lines using a digital testerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Static timing analysis including power supply noise effect on propagation delay in VLSI circuitsPublished by Association for Computing Machinery (ACM) ,2001
- Importance of including power supply noisein digital circuit simulationsElectronics Letters, 1997
- Measuring high-bandwidth signals in CMOS circuitsElectronics Letters, 1993