A novel circuit technology with surrounding gate transistors (SGT's) for ultra high density DRAM's
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 30 (9) , 960-971
- https://doi.org/10.1109/4.406391
Abstract
No abstract availableThis publication has 19 references indexed in Scilit:
- A 45 ns 16 Mb DRAM with triple-well structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Thin-film SOI CMOS transistors with p/sup +/-polysilicon gatesIEEE Transactions on Electron Devices, 1991
- A 33-ns 64-Mb DRAMIEEE Journal of Solid-State Circuits, 1991
- Wordline coupling noise reduction techniques for scaled DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- New DRAM noise generation under half-V/sub cc/ precharge and its reduction using a transposed amplifierIEEE Journal of Solid-State Circuits, 1989
- The impact of data-line interference noise on DRAM scalingIEEE Journal of Solid-State Circuits, 1988
- A Twisted Bit Line Technique for Multi-Mb DramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A 16mb Dram with an Open Bit-Line ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A 4-Mbit DRAM with trench-transistor cellIEEE Journal of Solid-State Circuits, 1986
- A 5 V-only 64K dynamic RAM based on high S/N designIEEE Journal of Solid-State Circuits, 1980