Bit-serial pipeline synthesis for multi-FPGA systems with C++ design capture
- 1 January 1996
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Developing applications for a large-scale configurable system composed of state-of-the-art FPGA technology is a grand challenge. FPGAs are inherently resource limited devices in terms of logic, routing, and IO. Without a careful circuit implementation strategy, one would waste a large portion of the potential capacity of the configurable hardware. Also, high-level design entry support is essential for such large-scale hardware. A C++ design tool has been implemented which maps the computational algorithms onto bit-serial pipeline networks which exhibit high performance and maximize the device utilization of each FPGA. With this tool, the designer is able to develop applications in a very short time, and also is able to try out different algorithm implementations easily to see the trade-offs in terms of performance and hardware size instantaneously. Based on this C++ design tool, a number of DSP applications such as 1D and 2D filters, adaptive filters, Inverse Discrete Cosine Transform, and digital neural networks were designed.Keywords
This publication has 13 references indexed in Scilit:
- A C++ compiler for FPGA custom execution units synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Transmogrifier C hardware description language and compiler for FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-Level Bit-Serial Datapath Synthesis for Multi-FPGA SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- On the intrinsic Rent parameter and spectra-based partitioning methodologiesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Algorithms for hardware allocation in data path synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- HARP: FORTRAN to silicon (compilation system)IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Optimizing synchronous systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Placement and average interconnection lengths of computer logicIEEE Transactions on Circuits and Systems, 1979
- On a Pin Versus Block Relationship For Partitions of Logic GraphsIEEE Transactions on Computers, 1971