Fault-based automatic test generator for linear analog circuits
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Recognizing that specification testing of analog circuits involves a high cost and lacks any quantitative measure of the testing process, we adopt a fault-based technique. With the help of hierarchical fault models for parametric and catastrophic faults, and a very efficient fault simulator, our simulation-assisted technique automatically determines the test frequencies to detect AC faults in linear analog circuits. By a suitable choice of parameters in the test generator, we can either determine the best test (maximize the error between the good and the faulty responses) for every fault (resulting in a large test set), or generate the smallest test set for all the faults. Finally, fault coverage values provide a quantitative evaluation of the final test set.Keywords
This publication has 5 references indexed in Scilit:
- Hierarchical fault modeling for analog and mixed-signal circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A design-for-test methodology for active analog filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- DRAFTSPublished by Association for Computing Machinery (ACM) ,1993
- Detection of catastrophic faults in analog integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981