Circuit activity driven multilevel logic optimization for low power reliable operation
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 368-372
- https://doi.org/10.1109/edac.1993.386448
Abstract
The problem of optimization of multilevel combinational logic to achieve low power dissipation as well as low area is considered wherein it is assumed that static CMOS gates are used. Given a multilevel Boolean network as a collection of functions, the system determines a new function at a time, adds it to the collection and expresses the existing functions in terms of it. In selecting the new function the effect on power dissipation as well as area are considered. The authors describe an efficient implementation of a general algorithm to compute expected number of transitions per unit time at circuit nodes. These numbers are in turn used to compute power dissipation. A prototype multilevel logic optimization system has been implemented. Results are given for a selection of benchmark examples.<>Keywords
This publication has 7 references indexed in Scilit:
- Estimation of average switching activity in combinational and sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SYCLOP: synthesis of CMOS logic for low power applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Transition density, a stochastic measure of activity in digital circuitsPublished by Association for Computing Machinery (ACM) ,1991
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Measurement and modeling of computer reliability as affected by system activityACM Transactions on Computer Systems, 1986
- Probabilistic Treatment of General Combinational NetworksIEEE Transactions on Computers, 1975