46 Gb/s DEMUX, 50 Gb/s MUX, and 30 GHz static frequency divider in silicon bipolar technology

This publication has 15 references indexed in Scilit:

• A 22 Gb/s decision circuit and a 32 Gb/s regenerating demultiplexer IC fabricated in silicon bipolar technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Design aspects of 10 to 40 Gb/s digital and analog Si-bipolar ICs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• 50 Gbit/s time-division multiplexer in Si-bipolartechnology
  Electronics Letters, 1995
• Over 40 Gbit/s ultrahigh-speed multiplexer ICimplemented with high f _max AlGaAs/GaAs HBTs
  Electronics Letters, 1994
• Coplanar-waveguide test fixture for characterisation of high-speed digital circuits up to 40 Gbit/s
  Electronics Letters, 1993
• Static frequency dividers for high operating speed (25 GHz, 170 mW) and low power consumption (16 GHz, 8 mW) in selective epitaxial Si bipolar technology
  Electronics Letters, 1993
• 25 Gbit/s decision circuit, 34 Gbit/s multiplexer, and 40 Gbit/s demultiplexer IC in selective epitaxial Si bipolar technology
  Electronics Letters, 1993
• 39.5-GHz static frequency divider implemented in AlInAs/GaInAs HBT technology
  IEEE Electron Device Letters, 1992
• Demonstration of retiming capability of silicon bipolar time-division multiplexer operating to 24 Gbit/s
  Electronics Letters, 1991
• Influence of transmission-line interconnections between gigabit-per-second ICs on time jitter and instabilities
  IEEE Journal of Solid-State Circuits, 1990