Polysilicon gate with depletion-or-metallic gate with buried channel: what evil worse ?
- 22 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 661-664
- https://doi.org/10.1109/iedm.1999.824239
Abstract
Metallic gates are expected to overcome polysilicon's limitations, such as polydepletion. Nevertheless, this option must be associated with buried channel to ensure low V/sub TH/ operation. Taking into account realistic projections on technological capabilities, such as active gate doping, oxide thickness or junction depth, we confirm that the degradation in performances due to the buried channel is definitively much more restrictive than that relative to the polydepletion.Keywords
This publication has 4 references indexed in Scilit:
- 25 nm CMOS design considerationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PVD TiN metal gate MOSFETs on bulk silicon and fully depleted silicon-on-insulator (FDSOI) substrates for deep sub-quarter micron CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Observation of reduced boron penetration and gate depletion for poly-Si/sub 0.8/Ge/sub 0.2/ gated PMOS devicesIEEE Electron Device Letters, 1999
- Gate engineering for deep-submicron CMOS transistorsIEEE Transactions on Electron Devices, 1998