Time-power-area tradeoffs for the nMOS VLSI full-adder
- 23 March 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 10, 1453-1456
- https://doi.org/10.1109/icassp.1985.1168126
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- A note on 'free accumulation' in VLSI filter architecturesIEEE Transactions on Circuits and Systems, 1985
- Delay and Power Optimization in VLSI CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Completely-pipelined architectures for digital signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
- VLSI Layout as ProgrammingACM Transactions on Programming Languages and Systems, 1983
- A Two-Level Pipelined Systolic Array for ConvolutionsPublished by Springer Nature ,1981
- Digital Signal Processing Applications of Systolic AlgorithmsPublished by Springer Nature ,1981