An SFS Berger check prediction ALU and its application to self-checking processor designs
- 1 April 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (4) , 525-540
- https://doi.org/10.1109/43.125100
Abstract
A strongly fault secure (SFS) ALU design based on the Berger check prediction (BCP) technique is presented. The fault and error models of a large class of VLSI ALU designs are discussed. The proposed design is proved to be fault-secure and self-testing with respect to any single fault in the ALU part. The proposed BCP ALU is proved to be SFS with any design of BCP circuit. Consequently, a self-checking processor whose data path is encoded entirely in a Berger code can be achieved. An efficient self-checking processor can then be designedKeywords
This publication has 13 references indexed in Scilit:
- Concurrent error detection in arithmetic and logical operations using Berger codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Strong fault-secure and strongly self-checking domino-CMOS implementations of totally self-checking circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Error secure/propagating concept and its application to the design of strongly fault-secure processorsIEEE Transactions on Computers, 1988
- Fault-Tolerant Computing—Concepts and ExamplesIEEE Transactions on Computers, 1984
- Arithmetic Algorithms for Error-Coded OperandsIEEE Transactions on Computers, 1973
- Fault Equivalence in Combinational Logic NetworksIEEE Transactions on Computers, 1971
- Concurrent Error Detection for Group Look-ahead Binary AddersIBM Journal of Research and Development, 1970
- Optimal error detection codes for completely asymmetric binary channelsInformation and Control, 1962
- A note on error detection codes for asymmetric channelsInformation and Control, 1961
- Generalized Parity CheckingIEEE Transactions on Electronic Computers, 1958