Strong fault-secure and strongly self-checking domino-CMOS implementations of totally self-checking circuits

This publication has 26 references indexed in Scilit:

• On the design of robust testable CMOS combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Fault Detection and Design For Testability of CMOS Logic Circuits
  Published by Springer Nature ,1988
• Designing CMOS Circuits for Switch-Level Testability
  IEEE Design & Test of Computers, 1987
• Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits
  IEEE Transactions on Computers, 1986
• Design of Testable CMOS Logic Circuits Under Arbitrary Delays
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• A Gate Level Model for CMOS Combinational Logic Circuits with Application to Fault Detection
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• Test Generation for MOS Circuits Using D-Algorithm
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978
• On Totally Self-Checking Checkers for Separable Codes
  IEEE Transactions on Computers, 1977
• Logic Design for Dynamic and Interactive Recovery
  IEEE Transactions on Computers, 1971