An architectural study of a digital signal processor for block codes
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 5 (15206149) , 3129-3132
- https://doi.org/10.1109/icassp.1998.678189
Abstract
This paper examines architectural issues for a domain specific digital signal processor (DS-DSP) which is capable of fast decoding of block codes. In real time systems it was not possible before to employ common processors for this task because of a lack of architectural and arithmetical support. We proposed solutions for the arithmetical problem in previous work. In this paper we focus on architectures for implementation of different block decoding algorithms on a new DS-DSP architecture. The paper also contains benchmarks for our architecture for some selected codes and compares our DS-DSP to common digital signal processors (DSP) and dedicated logic solutions.Keywords
This publication has 6 references indexed in Scilit:
- VLSI architectures for multiplication in GF(2/sup m/) for application tailored digital signal processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Ultra-low-power domain-specific multimedia processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low power DSP engine for wireless communicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Strategies in a cost-effective implementation of the PDC half-rate codec for wireless communicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- DSP cores for mobile communications: where are we going?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cyclic decoding procedures for Bose- Chaudhuri-Hocquenghem codesIEEE Transactions on Information Theory, 1964