Fast timing-driven partitioning-based placement for island style FPGAs

This publication has 14 references indexed in Scilit:

• Minimizing interconnection delays in array-based FPGAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A simultaneous placement and global routing algorithm with path length constraints for transport-processing FPGAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Timing-driven placement for hierarchical programmable logic devices
  Published by Association for Computing Machinery (ACM) ,2001
• Timing-driven routing for symmetrical array-based FPGAs
  ACM Transactions on Design Automation of Electronic Systems, 2000
• An architecture-driven metric for simultaneous placement and global routing for FPGAs
  Published by Association for Computing Machinery (ACM) ,2000
• FPGA routing architecture
  Published by Association for Computing Machinery (ACM) ,1999
• Architecture and CAD for Deep-Submicron FPGAS
  Published by Springer Nature ,1999
• Performance-driven simultaneous placement and routing for FPGA's
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
• Partitioning-based standard-cell global placement with an exact objective
  Published by Association for Computing Machinery (ACM) ,1997
• Timing driven placement for large standard cell circuits
  Published by Association for Computing Machinery (ACM) ,1995