A simultaneous placement and global routing algorithm with path length constraints for transport-processing FPGAs
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Combining technology mapping and placement for delay-optimization in FPGA designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A performance-oriented circuit partitioning algorithm with logic-block replication for multi-FPGA systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PROTEUS: programmable hardware for telecommunication systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient logic block interconnect architecture for user-reprogrammable gate arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Special purpose FPGA for high-speed digital telecommunication systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Maple-opt: a simultaneous technology mapping, placement, and global routing algorithm for FPGAs with performance optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient design environment and algorithms for transport processing FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002