Maple-opt: a simultaneous technology mapping, placement, and global routing algorithm for FPGAs with performance optimization

This publication has 11 references indexed in Scilit:

• Maple: A Simultaneous Technology Mapping, Placement, And Global Routing Algorithm For Field-programmable Gate Arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Combining technology mapping and placement for delay-optimization in FPGA designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A simultaneous placement and global routing algorithm for FPGAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Improved logic synthesis algorithms for table look up architectures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A new min-cut placement algorithm for timing assurance layout design meeting net length constraint
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An efficient logic block interconnect architecture for user-reprogrammable gate array
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Field-Programmable Gate Arrays
  Published by Springer Nature ,1992
• An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• Efficient Placement Algorithms Optimizing Delay for High-Speed ECL Masterslice LSI's
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• Chip Layout Optimization Using Critical Path Weighting
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984