Maple: A Simultaneous Technology Mapping, Placement, And Global Routing Algorithm For Field-programmable Gate Arrays
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 220 (10636757) , 156-163
- https://doi.org/10.1109/iccad.1994.629759
Abstract
Technology mapping algorithms for LUT (Look Up Table) based FPGAs have been proposed to transfer a Boolean network into logic-blocks. However, since those algorithms take no layout information into account, they do not always lead to excellent results. In this paper, a simultaneous technology mapping, placement and global routing algorithm for FPGAs, Maple, is presented. Mapleis an extended version of a simultaneous placement and global routing algorithm for FPGAs, which is based on recursive partition of layout regions and block sets. Maple inherits its basic processes and executes the technology mapping simultaneously in each recursive process. Therefore, the mapping can be done with the placement and global routing information. Experimental results for some benchmark circuits demonstrate its efficiency and effectiveness.Keywords
This publication has 16 references indexed in Scilit:
- Routability-driven technology mapping for lookup table-based FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Combining technology mapping and placement for delay-optimization in FPGA designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A simultaneous placement and global routing algorithm for FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improved logic synthesis algorithms for table look up architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance directed synthesis for table look up programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Third-generation architecture boosts speed and density of field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Logic synthesis for programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient logic block interconnect architecture for user-reprogrammable gate arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimization by Simulated AnnealingScience, 1983
- Data Structures and Network AlgorithmsPublished by Society for Industrial & Applied Mathematics (SIAM) ,1983