Minimizing interconnection delays in array-based FPGAs
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 181-184
- https://doi.org/10.1109/cicc.1994.379741
Abstract
This paper provides research results that suggest ways in which the speed-performance of array-based FPGAs, like those from Xilinx, can be improved through enhancing their interconnect. Using an experimental approach, we study this issue from both the perspective of improving the routing architectures of the chips, as well as the CAD tools used to route circuits. The basic conclusions reached are: the lengths of wire segments in the interconnect dramatically affects speed-performance, it is crucial to limit the number of programmable switches that signals pass through in series, the impact of decisions made by the CAD routing tools is very significant, and the CAD tools should consider both speed-performance and area utilization, not just focus on one goal.<>Keywords
This publication has 6 references indexed in Scilit:
- Optimization Of Channel Segmentation For Channelled Architecture FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Iterative and adaptive slack allocation for performance-driven layout and FPGA routingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Improving FPGA routing architectures using architecture and CAD interactionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Field-Programmable Gate ArraysPublished by Springer Nature ,1992
- On channel segmentation design for row-based FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Parallel global routing for standard cellsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990