Iterative and adaptive slack allocation for performance-driven layout and FPGA routing
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Timing driven placementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Timing driven placement using complete path delaysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VLSI-placement based on routing and timing informationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An algorithm for performance-driven initial placement of small-cell ICsPublished by Association for Computing Machinery (ACM) ,1991
- A fast physical constraint generator for timing driven layoutPublished by Association for Computing Machinery (ACM) ,1991
- An analytic net weighting approach for performance optimization in circuit placementPublished by Association for Computing Machinery (ACM) ,1991
- Performance-driven placement of cell based IC'sPublished by Association for Computing Machinery (ACM) ,1989
- Timing Influenced Layout DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Chip Layout Optimization Using Critical Path WeightingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Timing Analysis of Computer HardwareIBM Journal of Research and Development, 1982