A survey of image processing LSIs in Japan
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. ii, 394-401
- https://doi.org/10.1109/icpr.1990.119389
Abstract
The author reviews image processing LSI ICs which were developed in Japan during the 1980s. Forty devices are covered and classified into five categories: the fully parallel processor, the partially parallel processor, the digital signal processor specialized for image processing, the functional processor, and the neutral network processor.<>Keywords
This publication has 13 references indexed in Scilit:
- A high‐speed labeling algorithm for raster‐scanned typeSystems and Computers in Japan, 1991
- A BiCMOS analog neural network with dynamically updated weightsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A 30 ns (600 MOPS) image processor with a reconfigurable pipeline architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- A 50ns DSP with parallel processing architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A realtime microprogrammable video signal LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Pseudo MIMD array processor—AAP2ACM SIGARCH Computer Architecture News, 1986
- A micro-programmable realtime image processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A VLSI image pipeline processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- An image signal processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- An LSI adaptive array processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982