Multi-Gb/s silicon bipolar clock recovery IC
- 1 June 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 9 (5) , 656-663
- https://doi.org/10.1109/49.87633
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- A PLL-based 2.5-Gb/s GaAs clock and data regenerator ICIEEE Journal of Solid-State Circuits, 1991
- A GaAs 1.5 Gb/s clock recovery and data retiming circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- 11.4 Gbit/s silicon bipolar multiplexer IC employing 2 μm lithography transistorsElectronics Letters, 1989
- Silicon Clock Recovery IC's for 2 to 3.5 Gbit/sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- 7.3-GHz dynamic frequency dividers monolithically integrated in a standard bipolar technologyIEEE Transactions on Microwave Theory and Techniques, 1988
- New proposal for a multigigabit/s clock recovery IC based on a standard silicon bipolar technologyElectronics Letters, 1987
- Optical Fiber Repeatered Transmission Systems Utilizing SAW FiltersIEEE Transactions on Sonics and Ultrasonics, 1983
- 2.2 GHz SH-Mode SAW Delay LinePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Statistics of Regenerative Digital TransmissionBell System Technical Journal, 1958
- Fractional-Frequency Generators Utilizing Regenerative ModulationProceedings of the IRE, 1939