Switch bound allocation for maximizing routability in timing-driven routing of FPGA's
- 1 April 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 17 (4) , 316-323
- https://doi.org/10.1109/43.703821
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- Segmented channel routingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On channel segmentation design for row-based FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- An architecture for electrically configurable gate arraysIEEE Journal of Solid-State Circuits, 1989
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948