VPR: a new packing, placement and routing tool for FPGA research

This publication has 15 references indexed in Scilit:

• Performance of a new annealing schedule
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Directional bias and non-uniformity in FPGA global routing architectures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An efficient router for 2-D field programmable gate array
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• New algorithms for the placement and routing of macro cells
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• New performance-driven FPGA routing algorithms
  Published by Association for Computing Machinery (ACM) ,1995
• A detailed router for field-programmable gate arrays
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Field-Programmable Gate Arrays
  Published by Springer Nature ,1992
• Parallel global routing for standard cells
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• Optimization by Simulated Annealing
  Science, 1983
• An Algorithm for Path Connections and Its Applications
  IEEE Transactions on Electronic Computers, 1961