A fully depleted lean-channel transistor (DELTA)-a novel vertical ultrathin SOI MOSFET
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 11 (1) , 36-38
- https://doi.org/10.1109/55.46923
Abstract
A fully depleted lean-channel transistor (DELTA) that has a gate with a vertical ultrathin SOI structure is reported. In the deep submicrometer region, selective oxidation is useful in realizing SOI isolation. It provides high crystalline quality, as good as that of conventional bulk single-crystal devices. Using experiments and three-dimensional simulation, it was shown that the gate structure has effective channel controllability and its vertical ultrathin SOI structure provides superior device characteristics.<>Keywords
This publication has 7 references indexed in Scilit:
- Double LDD concave (DLC) structure for sub-half micron MOSFETPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Two-dimensional simulation and measurement of high-performance MOSFETs made on a very thin SOI filmIEEE Transactions on Electron Devices, 1989
- Reduction of kink effect in thin-film SOI MOSFETsIEEE Electron Device Letters, 1988
- Formation of submicron silicon-on-insulator structures by lateral oxidation of substrate-silicon islandsJournal of Vacuum Science & Technology B, 1988
- Experimental technology and characterization of self-aligned 0.1µm-gate-length low-temperature operation NMOS devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- New effects of trench isolated transistor using side-wall gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A trench transistor cross-point DRAM cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985