Verification of the UltraSPARC microprocessor
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636390,p. 452-461
- https://doi.org/10.1109/cmpcon.1995.512422
Abstract
The overall verification approach used in the design and development of the full custom 64 bit UltraSPARC microprocessor is described. A balanced hierarchical approach is critical in validating a design with this level of complexity. The tools, developed internally and externally, which aided the verification effort are also described. The environment is flexible enough to support various revisions of major tools. The method developed could easily be applied to derivative and next generation microprocessors.Keywords
This publication has 6 references indexed in Scilit:
- The SuperSPARC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Finite state machine trace analysis programPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The visual instruction set (VIS) in UltraSPARCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- UltraSPARC: the next generation superscalar 64-bit SPARCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- System design methodology of ultraSPARC-IPublished by Association for Computing Machinery (ACM) ,1995
- Design considerations for a bipolar implementation of SPARCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988