Selector-line merged built-in ECC technique for DRAMs
- 1 October 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 22 (5) , 868-873
- https://doi.org/10.1109/jssc.1987.1052826
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Circuit technologies for 16Mb DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A submicron 1 Mbit dynamic RAM with a 4-bit-at-a-time built-in ECC circuitIEEE Journal of Solid-State Circuits, 1984
- Circuit techniques for a VLSI memoryIEEE Journal of Solid-State Circuits, 1983
- Error-correction technique for random-access memoriesIEEE Journal of Solid-State Circuits, 1982
- Alpha-particle-induced soft errors in dynamic memoriesIEEE Transactions on Electron Devices, 1979
- Multiple word/bit line redundancy for semiconductor memoriesIEEE Journal of Solid-State Circuits, 1978