Improved yield models for fault-tolerant random-access memory chips
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Several improvements in the method of yield modeling for memory chips with redundancy are described. First, a direct method of translating defect-monitor data to memory-chip faults eliminates the need for yield-model formulas, making possible accurate modeling of the faults that can be fixed with redundant circuits or other fault-tolerance techniques. This results in loosely coupled distributions instead of the multivariate distributions used until now for such modeling. Furthermore, the yields of array islands with their own redundant word and bit lines are combined using a new yield formula. Examples of the use of this technique for dynamic random-access memory (DRAM) chips are given. Finally, a simplified pragmatic approximation technique is discussed.Keywords
This publication has 17 references indexed in Scilit:
- Optimized Redundancy Selection Based On Failure-related Yield Model For 64Mb DRAM And BeyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Yield Models - Comparative StudyPublished by Springer Nature ,1990
- Computer-aided design for VLSI circuit manufacturabilityProceedings of the IEEE, 1990
- Fact and fiction in yield modelingMicroelectronics Journal, 1989
- Block Alignment: A Method for Increasing the Yield of Memory Chips That are Partially GoodPublished by Springer Nature ,1989
- Yield Model for Yield Projection from Test SitePublished by Springer Nature ,1989
- Yield Projection Based on Electrical Fault Distribution and Critical Structure AnalysisPublished by Springer Nature ,1989
- Yield Simulation for Integrated CircuitsPublished by Springer Nature ,1987
- On yield, fault distributions, and clustering of particlesIBM Journal of Research and Development, 1986
- Computation of integrated-circuit yields from the distribution of slice yields for the individual devicesIEEE Transactions on Electron Devices, 1968