New methods of improving parallel fault simulation in synchronous sequential circuits
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 6, 10-17
- https://doi.org/10.1109/iccad.1993.580024
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HOPE: an efficient parallel fault simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On efficient concurrent fault simulation for synchronous sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- PARIS: a parallel pattern fault simulator for synchronous sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Methods for reducing events in sequential circuit fault simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PROOFS: a fast, memory-efficient sequential circuit fault simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Gentest: an automatic test-generation system for sequential circuitsComputer, 1989
- Differential fault simulation - a fast method using minimal memoryPublished by Association for Computing Machinery (ACM) ,1989
- Digital Logic Simulation in a Time-Based, Table-Driven EnvironmentComputer, 1975
- On an Improved Diagnosis ProgramIEEE Transactions on Electronic Computers, 1965