A surrounding gate transistor (SGT) cell for 64/256 Mbit DRAMs
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 01631918,p. 23-26
- https://doi.org/10.1109/iedm.1989.74220
Abstract
A novel three-dimensional memory cell called the surrounding gate transistor (SGT) cell has been developed for 64/256-Mb DRAMs (dynamic RAMs). In the SGT cell structure, a transfer gate and a capacitor electrode surround a pillar silicon island. Contact of the bit line is made on top of the silicon pillar. All devices for a memory cell are located in one silicon pillar. Each silicon pillar is isolated by matrixlike trenches. Therefore, there is no intercell leakage current even in small cell-to-cell spacing. The SGT cell can achieve an extremely small cell size of 1.2 mu m/sup 2/ and a large capacitance of 30 fF using a relaxed design rule of 0.5 mu m. The cell has been fabricated and its functionality confirmed.<>Keywords
This publication has 4 references indexed in Scilit:
- High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 70ns 4Mb DRAM in a 300mil DIP using 4-layer polyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Process technologies for high density, high speed 16 megabit dynamic RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A trench transistor cross-point DRAM cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985