Top-down, constraint-driven design methodology based generation of n-bit interpolative current source D/A converters
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
To accelerate the design cycle for analog circuits and mixed-signal systems, we have proposed a top-down, constraint-driven design methodology (1). In this paper we present a design which demon- strates the two principal advantagesthat this methodology provides- a high probability for first silicon which meets all specifica tions and fast design times. We examine the design of three different 10-bit digital-to-analog (D/A) converters beginning from their per- formance and functional specifications and ending with the testing of the fabricated parts. Critical technology mismatch information gathered from the testing phase is provided.Keywords
This publication has 9 references indexed in Scilit:
- A Top-down, Constraint-driven Design Methodology For Analog Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A performance-driven analog-to-digital converter module generatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analog system verification in the presence of parasitics using behavioral simulationPublished by Association for Computing Machinery (ACM) ,1993
- Statistical modeling of device mismatch for analog MOS integrated circuitsIEEE Journal of Solid-State Circuits, 1992
- A 10-b 70-MS/s CMOS D/A converterIEEE Journal of Solid-State Circuits, 1991
- A 10-b 50-MHz CMOS D/A converter with 75- Omega bufferIEEE Journal of Solid-State Circuits, 1990
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- A low-power stereo 16-bit CMOS D/A converter for digital audioIEEE Journal of Solid-State Circuits, 1988
- Characterisation and modeling of mismatch in MOS transistors for precision analog designIEEE Journal of Solid-State Circuits, 1986