Design-driven optimisation of a 90 nm RF CMOS process by use of elevated source/drain
- 22 March 2004
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- 5-GHz CMOS wireless LANsIEEE Transactions on Microwave Theory and Techniques, 2002
- Sub-40 nm SOI V-groove n-MOSFETsIEEE Electron Device Letters, 2002
- Significance of the failure criterion on transmission line pulse testingMicroelectronics Reliability, 2002
- Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOSIEEE Transactions on Electron Devices, 2001
- Performance and hot-carrier reliability of 100 nm channel length jet vapor deposited Si/sub 3/N/sub 4/ MNSFETsIEEE Transactions on Electron Devices, 2001
- A 1.5-V, 1.5-GHz CMOS low noise amplifierIEEE Journal of Solid-State Circuits, 1997
- High-performance subquarter-micrometer gate CMOS technologyIEEE Electron Device Letters, 1990